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CHAPTERl 
INTRODUCTION 
1.1 Overview 
Recent years, the interest towards low-power and low-voltage integrated circuits (IC) 
has considerably grown in the industry. Portable applications have become popular in all 
market and consequently increase the demand for the low-power and low-voltage 
applications [l]. Lowering supply voltage is also the consequence of technology scaling. 
Since CMOS technology has shown its advantage, especially in cost saving, in the case when 
a very large silicon area is needed, it has been widely used in a variety of low voltage 
applications [2]. 
The trends of IC technology suggest that future implementation of mixed analog-
digital circuits using standard CMOS technology will have power supplies less than 1.5V [3]. 
On the other hand, the threshold voltage of future standard CMOS technologies may not 
decrease much below what is available today. As a result, it is important to develop circuit 
techniques that permit existing CMOS to implement analog circuits at power supply voltage 
as low as 1 volt. 
Solutions to this low supply voltage challenge have been made, such as, 1) reduction 
of threshold voltage from 0.7V to 0.3V- 0.4V, or 2) use of voltage multipliers [13]. The use 
of low-threshold devices is a high-cost solution since it requires a special technology. For 
voltage multipliers, since they need to generate clock phases higher than the supply voltage 
to drive critical switches, therefore they can not be used for scaled-down technologies. 
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Obviously, threshold voltage is the major limitation for implementing analog circuits 
at 1 V power supply. In order to perform any signal processing, the MOS transistor must be 
turned on, which means that for CMOS technology the power supply must satisfy the 
following requirement for strong inversion operation: 
(1-1) 
where, Vim is the positive power supply, Vss is the negative power supply, and VT is the 
magnitude of the largest threshold of the NMOS or PMOS transistors, normally in the range 
of 0.6V - 0.8V for a l.2µm process. Further, if the MOS transistor is gate-driven, the 
requirement for supply voltage becomes 
(1-2) 
Consider a simple transmission gate, it requires the supply voltage at least equal to 
the sum of the magnitudes of the p-type and n-type threshold voltages. 
(1-3) 
For a l.2µm process, the sum will be in the range of 1.2V - 1.6V. Clearly, it does not 
suitable for operating at 1 volt supply voltage. To overcome this conflict, circuit techniques 
must be developed that are compatible with this future standard CMOS technology trends. 
1.2 The Bulk-Driven MOSFET 
Figure 1-1 illustrates a PMOS cross section structure with an n-well process. Bulk-
Driven technique can only be applied to the MOSFET that can be fabricated in its own 
separate well. The parasitic lateral (QP) and vertical (QV) pnp type bipolar junction 
transistors are also shown. 
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Figure 1-1. Cross-section of a PMOS transistor and terminal voltage for bulk-source 
operation 
The operation of the bulk-driven MOSFET is much like a JFET. The inversion layer 
forming the conduction channel beneath the gate is established by connecting the gate 
terminal to a fixed voltage of sufficient magnitude to form a channel. The conduction 
channel of the JFET is the inversion layer of the MOSFET beneath the gate structure. The 
thickness of the depletion layer beneath the source, inversion layer, and drain of the 
MOSFET is determined by the bulk potential [4]. By varying the bulk-source voltage, the 
thickness of this depletion layer changes, and the inversion layer through which the drain 
current flowing is modulated. The channel current can be modulated with very small DC 
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values of the bulk-source potential resulting in a device that is useful for low voltage 
applications. 
The performance of the bulk-driven MOSFET is somehow similar to that of the gate 
-driven MOSFET. Compared with the gate-driven scheme, the physical size of the bulk-
driven MOSFET is a major concern. This can be minimized through the layout techniques. 
I 
The 1/f noise of the bulk-driven MOSFET is approximately equal to that of a gate-driven 
MOSFET [3]. 
as 
and 
where 
and 
The first-order theory [5] gives the dependence of the drain current, ID, of a MOSFET 
I 
gmb =l+17=l+--
gm 
V =Vas-VT 
DSAT n 
(1-4) 
(1-5) 
(1-6) 
(1-7) 
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The parameters in (1-6) are identical with standard SPICE parameters for MOSFETs. 
Further, in order to describe bulk-source operation, the VT term in (1-4) and (1-5) can be 
expanded as I 
K'W ~-1 h/4 n 
1 D = L cvGs - vTo - r - vBs + r -v 2¢F - 2 vDs )VDs, vDs :s: vDsAT. (1-8) 
and 
These equations are used to predict the theoretical drain current of the bulk-driven 
MOSFETs. However, test results suggest that they need to be reexamined to permit better 
correlation between experimental and theoretical results [6]. It is found that the Berkeley 
short-channel insulated-gate (BSIM) model can model bulk-source operation reasonably 
well. Figure 1-2 (a), (b) illustrates the Io versus Vos plot for both bulk-driven and gate-driven 
case. 
The bulk-driven MOSFET has several advantages. The most significant advantage is 
the depletion characteristic which allows zero, negative, and positive values of bias voltage 
to achieve the desired DC currents. This will lead to larger input common-mode ranges that 
could not otherwise be achieved at low power supply voltage. Figure 1-3 shows the Io versus 
V BS and Vas plot. 
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Figure 1-3. Plot of the In versus V BS and Vas 
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Another interesting advantage of the bulk-driven MOSFET is the use of the poly gate 
to modulate the bulk-driven MOSFET. Because the gate can totally shut off the channel, the 
on/off ratio of the bulk-driven MOSFET modulated by the gate is very large. This implies 
that a low voltage switch can be realized by turning on or shutting off the gate. This 
characteristic is very important in the low power supply applications. Because a transmission 
gate will not work at the power supply voltage at 1 volt or below and due to the threshold 
voltage limitation, a single NMOS or PMOS switch has a poor performance at such a low 
supply voltage as well. Therefore a bulk-driven MOSFET switch becomes ultimate useful in 
the low power supply application. 
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A potential advantage of the bulk-driven MOSFET is that the small signal 
transconductance, gmb, can in theory be larger than the MOSFET transconductance, gm. This 
can be demonstrated by examining the expression for gmb given below: 
- div - ygm 
g mb - -dV_B_S - -2--J;=i=r/JF=_=v=BS= · (1-10) 
It is clear that the bulk-driven MOSFET transconductance can exceed the gate-driven 
MOSFET transconductance if 
(1-11) [6] 
Certainly, this is under the assumption that there will be enough current flowing in 
the bulk-source junction under these conditions. 
One disadvantage of the bulk-driven MOSFET is its fairly large input capacitance. 
Compare the frequency response of the bulk-driven MOSFET to that of a gate-driven 
MOSFET, the gate-driven MOSFET frequency response capability is described by its 
transitional frequency,fr. 
f gm 
T ,gate-driven :::::: 2TCC 
gs 
(1-12) 
where, Cgs is the gate-to-source capacitance [5]. At frequency beyond fr, the device no longer 
provides signal gain. Likewise, for the bulk-driven MOSFET, the transitional frequency, fr, 
can be described as 
f _ gmb = 1Jgm 
T,bulk-driven - 2 (C + C ) 2 (C C ) Jr gs bsub Jr gs + bsub 
(1-13) 
where, 11 is the ratio of gmb to gm and typically has a value in the range of 0.2 to 0.4, Cbs is the 
bulk-to-source capacitance, and Cbsub is the well-to-substrate capacitance. According to [7], 
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for an interdigitated layout, Cbs,,,, 0.18Cgs for the NMOS. The proportionality of Cbsub to Cgs is 
approximated using the bulk area and periphery, the well doping density, the substrate 
doping density, and applied voltage bias across the bulk-substrate pn junction. For digital 
CMOS technology, the well and substrate doping density are approximately 1016 cm-3 and 
1015 cm-3, respectively [8]. Similar to the Cbs estimate, estimate for Csub using the doping 
information of [8] with the zero-bias condition, CsuJarea estimated value is 0.087 tF/µ2. With 
the reverse-bias of the well-substrate increase, the Csub reduces accordingly [8]. 
Once a bulk area is selected, a comparison to Cgs can be made for a given MOSFET. 
A reasonable estimate of bulk area is approximately three times the source/drain diffusion 
area of a MOSFET. For a minimum gate length, Lmin, device with a gate width W, the bulk 
area is approximately 12xWXLmin• If the bulk-to-substrate sidewall depletion capacitance is 
considered, the resulting capacitance should be multiplied by 2 conservatively. For saturated 
strong inversion MOSFET operation and using the previously mentioned approximations it 
can be shown that 
rJ rJ 
fr,bulk-driven = 2 fr.gate-driven "" 3 8 fr.gate-driven 
[(0.18+2x12x0.087)/~] · 
3 
(1-14) 
Another potential disadvantage of the bulk-driven MOSFET is noise. The channel 
noise current is identical in both the gate-driven and bulk-driven cases. However, the gain 
factor referring the channel noise current to the input distinguishes the bulk-driven case from 
the gate-driven case. Furthermore, the bulk-driven MOSFET can contribute additional 
thermal noise. The bulk-referred mean-square noise voltage expression for the MOSFET is 
given by [9]. 
10 
V nibulk = 2 + , 2 +4kT - X L,Rbi +-2 L,Rgi Af _ 2 ( SkT (1 + 17) KF ( 1 J2 ( N 1 N ]] 
317 gm 2 JC ox WLK 17 N i=l 17 i=l 
(1-15) 
where, N is the number of gate finger within an interdigitated MOSFET structure, Rbi is the 
effective series bulkresistance for the ith gate. MOSFET white noise and flicker noise 
referred to the bulk terminal are described by the first and second terms, respectively. The 
last two terms describe the thermal noise attributed to bulk-metal and gate-metal resistance. 
The N 2 coefficient seems a promising result. In order to minimize bulk-referred noise for the 
bulk-driven MOSFET, the physical layout of the device should use bulk contacts generously. 
The contacts need to be as close as possible to each gate fingers. This arrangement can 
minimize the noise contribution of the bulk resistance determined by well sheet resistance. 
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CHAPTER2 
DESIGN OF lV BULK-DRIVEN OPERATIONAL AMPLIFIER 
The objective of this thesis is to design and implement a programmable gain 
instrumentation amplifier that can be operated at 1 V supply voltage in standard technology. 
This task also address the challenges of a 1 V CMOS operational amplifier (Op Amp) design, 
as the Op Amp is the main building block of the instrumentation amplifier. Operational 
amplifier is a fundamental building block in a wide range of analog and mixed-signal 
circuits. However, many of the existing techniques used in CMOS Op Amps does not 
suitable for low-voltage operation. One of the reasons is that a low-voltage differential pair is 
difficult to implement in digital CMOS technology with a good input common-mode range 
(ICMR). This chapter focuses on the design of 1 V Op Amp with bulk-driven differential pair 
technique. The design of the instrumentation amplifier will be discussed in the next chapter. 
2.1 Bulk-Driven Differential Pair 
The bulk-driven differential pair (BDDP) is shown Figure 2-1. As an example, the 
PMOS input pair is shown. The gates of both devices are tied to V ss so that an inversion 
layer channel is formed within each MOSFET. In addition, each MOSFET must have 
isolated individual well so that the input signal can be applied to the well directly. When a 
differential voltage signal is applied between the bulk terminals of Ml and M2, through the 
bulk-to-channel transconductance action of the pair, the differential input signal causes the 
current to be steered between Ml and M2 such that 
12 
VDD 
Vs 
Ml M2 
vin 
Vern 
vss 
Figure 2-1. PMOS bulk-driven differential pair 
(2-1) 
where, Gmb is the differential transconductance and Vin is the differential input voltage signal. 
From equation (1-10), we know that gmb = .,J ygm , and knowing from Figure 1-3, VBs 
2 2</JF -VBS 
= V cm - Vs, therefore the differential transconductance of the input pair can be described by 
G b = ygm = r.JµPCox(W I L)Itail 
m 2.J21<jJF I- vcm + Vs 2.J21<jJF I- vcm + Vs (2-2) 
where,~ is the PMOS mobility, Vern is the common mode voltage to both bulk terminals, Vs 
is the source-coupled node voltage, and Itail is the tail current of the differential pair. One 
advantage of the bulk-driven differential pair is that Vern can move rail-to-rail thereby 
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providing the rail-to-rail ICMR. This is because the MOSFET bulk-source junction is still 
able to provide sufficient impedance while the source potential is higher than the bulk 
potential to some degree. Within 1-volt power supply, Vern can not forward bias the bulk-
source junction enough to strongly tum on the parasitic vertical and lateral BJTs, so that a 
fairly high input impedance of the input pair is guaranteed. 
Figure 2-2 qualitatively illustrates the region of the ICMR when the bulk-source 
junctions are forward biased case. As shown in Figure 2-2, V 1 represents to the portion of 
ICMR where the bulk-source junctions of Ml and M2 are forward biased provided the 
threshold voltage is constant. However in the real case, the threshold voltage changes with 
common-mode voltage. The threshold voltage will decrease with the forward biasing of the 
bulk-source junction. As a result, Vs follows Vern to a degree. For a PMOS pair, as Vern 
moves beyond mid-supply towards Vss, the source-coupled node, Vs, moves towards Vss as 
well. Consequently, V2 becomes the actual region of ICMR over which the bulk-source 
junctions of Ml and M2 are forward biased. The maximum forward biasing of the Ml, M2 
bulk-source junction is VBs = -500mV when Vern= Vss, This is the limit of bulk-source 
forward biased for maintaining a MOSFET bulk terminal as a high impedance node. 
Figure 2-3 shows the simulation of how Vs changes with Vern• The results were 
simulated using Cadence® Analog Artist with AMI® l.2µm n-well CMOS technology. The 
circuit schematic for the simulation is shown in Figure 2-4. The aspect ratios of Ml and M2 
in all case are 540µm/l.8µm with the power supply of ±0.5V and tail current equals to 50µA, 
lO0µA, 150µA, and 200µA, respectively. The p-substrate is tied to Vss = -0.5V. Figure 2-5 
Vl 
14 
VDD VDD VDD 
!tai l 
Vs 
Vsupply ICMR 
Ml M2 
V2 vin /\ 
il li Ji2 
Vern 
vss vss 
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Figure 2-2. ICMR of the bulk-driven differential pair for Ml, M2 are forward bias 
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Figure 2-3. Plot of Vs versus Vern for PMOS bulk-driven differential pair 
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Figure 2-4. Schematic for simulation of Bulk-driven differential pair 
shows the simulated transconductance characteristic Cict versus Vin) of the bulk-driven 
differential pair for four different tail currents. The common-mode voltage is set as halfway 
between the two supply rails. 
As shown in Figure 2-5, the slope of each curves at the center point stands for the 
tranconductance of the circuits, varying from -25µS for Itail = 50µA to -100 µS for ItaiI = 
200µA. In addition, the transconductances of bulk-driven differential pair are plotted as a 
function of common-mode voltage in Figure 2-6. 
In Figure 2-6, a second-order polynomial curve fitting technique is used in order to 
draw the curves. Using the transconductance of Yem= 0.0V for each tail current as the 
nominal values, the transconductances of PMOS bulk-driven differential pair at V cm= V ss 
are 31.1 %, 35.6%, 37.6%, and 38.7% below the nominal value for the tail current equals to 
16 
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Figure 2-5. Transconductance characteristic of PMOS bulk-driven differential pair 
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Figure 2-6. The influence of common-mode voltage on tranconductance of PMOS bulk-
driven differential pair 
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50µA, lO0µA, 150µA, and 200µA, respectively. The transconductances of PMOS bulk-
driven differential pair at Vern= Yoo are 1.3%, 6%, 10.4%, and 14.3% above the nominal 
value for the tail current equals to 50µA, lO0µA, 150µA, and 200µA, respectively. This 
behavior of Gmb as a function of common-mode voltage is also predicted in equation (2-2). 
Taking the derivative of equation (2-2) with respect to Vern, we have 
aGmb = r g (21A, 1-v + Vs)-3/2 av 2 m 'rF cm 
cm 
(2-3) 
This presumably explains the reason of the variation of Gmb at V cm = V ss much higher 
than that of at V cm = Yoo case. Further more, the behavior of Vs changing with V cm which 
shown in Figure 2-2 also needs to be taken into account. In Figure 2-2, at Vern= Yoo, the 
differences of Vern and Vs, for all four tail currents case reach the minimum values whereas 
the differences of V cm and Vs for all four tail currents case reach the maximum values at V cm 
= V ss, Thus makes the variation of Gmb at V cm= V ss much higher than that of at V cm = Yoo 
case. 
2.2 Parasitic Capacitance of the Bulk~ Driven Differential pair 
The frequency response of bulk-driven differential pair is mainly determined by its 
input and output parasitic capacitance. The dominant parasitic capacitors of the bulk-driven 
differential pair are shown in Figure 2-7. In addition, the equivalent input capacitance (Cin,eq) 
and the equivalent output capacitance (CL,eq) are illustrated as well. RL represents an arbitrary 
load of this circuit. For comparison, a similar illustration for a gate-driven case is shown in 
Figure 2-8. 
For the bulk-driven differential pair, 
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(2-4) 
and 
(CL,eq)bulk-driveu::::, Cgd + cbd (2-5) 
where, gmbRL is the inverting voltage gain across each Cbd that causing Miller Effect [10]. 
For the gate-driven differential pair, 
(2-6) 
and, 
(CL,eq)gate-driven::::, Cgd + cbd (2-7) 
where, gmbRL is the Miller multiplying voltage gain across each Cgd• 
VDD (AC ground) 
V. Ill-
Cbsub __L_::in,eq 
cdbT T 
1 
VSS (AC ground) 
Figure 2-7. Dominant parasitic capacitance of the bulk-driven differential pair 
T 
1 
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VDD (AC ground) 
Itail 
VSS (AC ground) 
lcin,eq 
Figure 2-8. Dominant parasitic capacitance of the gate-driven differential pair 
The equivalent load capacitance in both cases is assumed to be equal. If the two 
differential pairs are equivalently loaded, the pole at their respective outputs is identical. 
There is a significant difference in input capacitance. In fact, in terms of input capacitance, 
there is no common capacitive elements shared between the two circuits. Furthermore, due to 
the factor of 1J difference in voltage gain betwyen the two circuits, there is a factor of 1J 
difference in Miller Effect influencing each input capacitance. Since 1J = gmi/gm is less than 
1, this imply that the influence of the Miller Effect to the bulk-driven differential pair is less 
than that of the gate-driven differential pair. This means that the voltage gain of bulk-driven 
20 
differential pair is less than that of gate-driven differential pair for the same tail circuit. Same 
conclusion is also made in [9]. 
2.3 Low Voltage Self-Cascode Current Mirror 
The operation of the low voltage self-cascade current mirror [11] is described in 
Figure 2-9. As shown in Figure 2-9, the bias voltage Vbias, is generated by the bias current 
Ibias flowing into the diode connection of device M4 with M3 in series. Both device Ml and 
M2 are biased by the same voltage Vbias to form a self-cascade current mirror. The channel 
length LI of Ml is made longer than the charn;iel length L2 of M2. The gate dimensions of 
M3 and M4 are identical to that of Ml and M2, respectively. For device Ml, the bias voltage 
is given as 
vbias = Vos1 = Vn + VsATI (2-8) 
where V TI is the threshold voltage of Ml, and V SATI is the saturation voltage of Ml. 
For device M2, the gate-source voltage can be express as 
V GS2 = vbias - V drain= VT2 + V SAT2 (2-9) 
where V TZ is the threshold voltage of M2, and V SATZ is the saturation voltage of M2. 
Combine (2-8) with (2-9), we have 
vbias - Vdrain = VTI + VsATI - Vdrain = VT2 + VsAT2 
which yield, 
V drain= Vn - VT2 + VsATl - VsAT2 (2-10) 
To let device Ml operated in the saturation region, the drain of Ml must satisfy the 
condition that 
V drain= V SATI (2-11) 
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Ll>L2 
M4=W/L2 
V drain 
M3=W/Ll 
Figure 2-9. Low Voltage Self-Cascode Current Mirror 
From (2-10) that this condition is met if 
(2-12) 
In AMI 1.2µm CMOS process, forLl = 7.2 µm andL2 = 1.8 µm, VT2is about 
0.15V smaller than VTJ. This means that VsATZ need to be around 0.15V to satisfy the 
condition (2-12). By carefully choosing the size of the channel width of M2 and adjusting the 
biasing current going through Ml and M2, condition (2-12) can be met. Therefore, Ml and . 
M2 can be both operate in saturation region and thus provide an increased output impedance. 
The explanation for the threshold voltage changing with different channel length of the self-
cascode current mirror can be found in reference [11]. 
Figure 2-10 shows the low frequency small signal equivalent output impedance. The 
rightmost figure is the simplified small signal equivalent circuit. For node X, we have 
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Vx = It r1 and the voltage across r2, Vr2 = Clt + gm2 Vx) r2, 
(2-13) 
Therefore the output impedance of the self-cascode NMOS is 
(2-14) 
If r I = r2' then rout = gm 2 r 2 + 2 r :::::: gm 2 r 2 (2-15) 
G It It 
Vt D Vt + 
VGX r2 
+r2 G -gmVx X 
+ X 
VGS r1 
• rl s -
- -
Figure 2-10. The equivalent output impedance of the self-cascode NMOS 
2.4 Output Stage - Distortion 
In ideal case, the common-source gate-driven MOSFET shown in Figure 2-11 does 
not contribute odd harmonic distortion if the MOSFET follows the square-law operation. For 
a pure sinusoid input signal with amplitude of Vin and fundamental frequency co0, the second 
harmonic distortion is described by [12] 
(2-16) 
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where 
Z, (ill) ~uL + jwC)' (2-17) 
It is clear that lower (V Gs-V Tn) will benefit the output signal swing, but will also 
increase the second harmonic distortion, HD2• For 1 V operation, however, it is unavoidable. 
Fortunately, the HD2 described above only corresponds to the open loop case. When this 
structure is applied as the output stage of a two-stage Op Amp, the harmonic distortion of the 
output stage is reduced by a factor equal to the product of the compensation feedback loop 
gain and external feedback loop gain [12]. 
The output stage shown in Figure 2-11 is Class-A, where the output driver, in this 
case NMOS, is biased by a current source. For Class-A operation, the quiescent current of 
NMOS, Ibias, must large than the largest amount of current needed for the load. For other 
operations, such as Class-Band Class-AB, both provide lower quiescent power dissipation 
lower than Class-A. 
Figure 2-11. Common-source circuit ~xhibiting second harmonic distortion. 
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2.5 Complete Operational Amplifier Circuit 
The 1 V bulk-driven Op Amp is shown in Figure 2-12. This schematic corresponds to 
the dual power supply with V00 = 0.5V and Vss = -0.5V. It is convenient to set the cornrnon 
mode voltage at ground (0V) for this configuration. The Op Amp is a two-stage structure 
with a folded-cascade input stage. The input stage consists of a bulk-driven PMOS 
differential pair, Ml-M2, loaded by a wide-swing cascade NMOS current mirror, which 
consists of transistors M6-Ml0. One reason for using wide-swing cascade mirror is its 
relatively small input impedance at node D and since only one VosAT will drop at MS and 
M9, the differential pair can have larger cornrnon-mode input swing without running into 
I 
triode region. Therefore, it is ideally suitable in the 1 V power supply application. PMOS 
transistor M4, M5, M12, and M13 consist of the self-cascade gain stage which has described 
in the previous chapter. The only difference is to use the PMOS device instead of NMOS 
device in here. With the careful sizing each aspect ratio of the PMOS device, the self-cascade 
I 
gain stage can effectively operate in such a low power supply and provide enough high gain. 
I 
Whereas the normal cascade gain stage can not even operate at this low voltage. As 
described earlier, the length of PMOS transistor M4 and MS should be greater than that of 
M12 and M13, whereas the width of M12 and M13 should be much larger than that of M4 
and M5, respectively, in terms of effectively reduce the threshold voltage. M3 acts as the tail 
current source for the bulk-driven input differential pair Ml and M2. The Class-A output 
stage uses NMOS driver MlO loaded by the current source Ml 1 to obtain high output swing 
as described previously. 
The current source Ibias2 provide the bias current for the differential input pair and the 
output stage of the Op Amp, which is replicated and scaled accordingly through the diode 
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Figure 2-12. Complete schematic of the 1 V bulk-driven Op Amp 
connected PMOS M16 to M3 and MIO. Biasing the self-cascade transistors need to be totally 
separated from biasing the simple transistor. Otherwise, a great deal of the mismatches will 
occur. Therefore current source Ibiasl provide the bias current for the self-cascade gain stage, 
which is replicated and scaled accordingly through the diode connected self-cascade PMOS 
M14 plus M15 to M4 and M5. Rz and Cc are the compensation elements. As the Miller pole-
splitting capacitor Cc generates a right-half-plane zero, nulling resistor Rz cancels this zero 
and shifts it to the left-half-plane to improve phase margin, as discussed in the following 
I 
section. The gain-bandwidth product and DC open-loop gain are given by 
I 
(2-18) 
and 
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AOL,DC = g mbI g mIO {[g m6 rds6 ( rdsI 11 rds8 ) ] 11 (g mI2 ( r dsI2 rds4) }( r dsIO 11 rdsll ) (2-19) 
2.6 1-V Op Amp Frequency Compensation 
The small signal equivalent circuit for the 1 V bulk-driven Op Amp is given in Figure 
2-13. The resulting analysis for the circuit are identical to those described in [13] for the 
nulling resistor compensation technique, which shape the Op Amp's open-loop frequency 
I 
response with three poles and one zero. Figure 2-13 (a) shows the simplified output stage of 
Figure 2-12, where Rs is denoted as the output 'resistance of the first gain stage, CE is the 
I 
equivalent capacitance at node E, and R'L = ras~ollrasullRL. For moderate values of Rz, the 
third pole is located at high frequencies and the first two poles are close to the values 
calculated with Rz = 0 as shown in Figure 2-13(b ). Moreover, in two-stage Op Amps with 
Miller compensation, a right-half-plane zero appears at ffiz = gm1of(Cc +CaD10) [13]. With the 
Rz introduced in the circuit and in series with Cc, the zero frequency is given by 
1 
OJZ::::::---1---
Cc(---Rz) 
gmIO 
then Rz can be decided as 
CL+CE+Cc Rz=-----
gm10Cc 
as shown in Figure 2-13 (C). 
These poles ffip1, ffip2, and ffip3, are described by 
1 OJ::::::----------------------
pl Rs[(l+gm10R'L)(Cc +Ccmo)+CE]+R'L(Cc +Ccmo +CL) 
(2-20) [13] 
(2-21) 
(2-22) 
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(2-23) 
1 
OJ ::::::--
P3 R C 
Z C 
(2-24) 
(2-25) 
and (2-26) 
The approximations used to describe the frequency response depend on widely 
spaced poles which typical to CMOS Op Amps. Although the transconductance, gmbI, of 
differential pair does not affect the poles and zero locations [9], it is however directly 
proportional to the Op Amp's unity-gain frequency. If properly compensated, the Op Amp' s 
second pole is placed beyond the Op Amp's unity-gain frequency. The spacing between the 
second pole and the unity-gain frequency determines the Op Amp's open-loop phase margin 
and consequently, affects the transient response of the Op Amp. 
Rs Cc 
Vi~ 
-:=- E 
Vout Rz Cc Vout ~\~-m T1rr -=- -=- -=-=- -= 
(a) Yss (b) (c) 
Figure 2-13. Small-signal equivalent circuit for 1 V bulk-driven Op Amp 
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2. 7 Simulated Performance 
Simulations of the 1 V bulk-driven Op Amp were performed to verify the design. V00 
and Vss of+ 0.5V and-0.5V, respectively, were chosen so that the common-mode voltage 
can be conveniently set at OV. The BSIM3 models for HSPICE level-49 were performed 
throughout the entire simulations. The AMI l.2µm standard n-well CMOS digital technology 
was selected for the simulation. The simulated DC open-loop transfer characteristic of the 1 
V bulk-driven Op Amp is shown in Figure 2-14. 
This result indicates the rail-to-rail swing capability of the output stage. The input 
offset voltage of 38µV is also indicated in this figure. A larger offset may result due to 
transistor mismatch in actual implementation. Illustrated by the two ends of the linear region 
in the curve, where the DC gain still remains 1,000, the output swing is -418mV ~ 340mV, 
where a minimum open loop DC gain of 1,000 is still achieved. The input common-mode 
I 
range (ICMR) is shown in Figure 2-15. The simulation indicates the ICMR has a range of -
481mV ~ 441mV. 
Figure 2-16 illustrates open-loop frequency response. Both the open-loop gain plot 
and the phase plot are shown for common-mode voltage of 0V. The plot indicates that the 
open-loop gain of the 1 V bulk-driven Op Amp is 69 dB with the unit-gain frequency of 2.75 
MHz and the phase margin of 81 °. 
The common-mode rejection ratio (CMRR) is shown in Figure 2-17. As shown in 
Figure 2-17, the CMRR of the Op Amp has the value of 90.2 dB. This indicates that the bulk-
driven scheme should provide a reasonable CMRR performance when compared the gate-
driven case. 
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Figure 2-14. The open loop transfer characteristic of 1 V bulk-driven Op Amp 
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Figure 2-15. Input Common-Mode Range of the 1 V bulk-driven Op Am 
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Figure 2-16. The open-loop frequency Jsponses of the 1 V bulk-driven Op Amp 
The noise and distortion simulations were performed using the HSPICE® simulation 
tools. Figure 2-18 shows the DFT analysis of the 1 V bulk-driven Op Amp with 200m Yp-p 
lOKHz sinusoidal input signal. The Op Amp was configured in non-inverting configuration 
! 
with a gain of one. As indicated in Figure 2-18, the THD of approximately-62.7 dB is 
: 
achieved at frequency of lOKHz. Table 2-1 summarizes the aspect ratio of each transistor of 
the 1 V bulk-driven Op Amp. The simulated specifications are listed in Table 2-2. 
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Figure 2-17. Common-mode rejection ratio frequency response 
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Figure 2-18. Simulation of the DFT analysis for the 1 V bulk-driven Op Amp 
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Table 2-1. The parameters of the transistors (µm) 
Ml,M2 1548/1.8 
M3 288/1.8 
M4,M5 138/7.2 
M6,M7 840/2.4 
M8,M9 319.2/1.8 
MIO 2716.8/2.4 
Mll 960/2.4 
M12,Ml3 960/1.8 
M14 168/7.2 
M15 960/1.8 
M16 1.8/3.6 
Rz 8.5K 
Cc 5.5pF 
Ibl, Ib2 lOµA 
Table 2-2. 1 V Bulk-driven Op Amp simulation results 
Parameter Simulated Value 
DC open-loop gain 69dB 
Unity-gain frequency 2.75MHz 
Phase margin 81° 
ICMR -481mV~441mV 
Output swing -418mV~340mV 
(at DC gain=l,000) 
Input offset 38µV 
CMRR 90.2dB at lO0Hz 
PSRR+(Voo) 71.3dB at lO0Hz 
PSRR-(Voo) 70.SdB at lO0Hz 
Equivalent input noise 55.45nV ;-!Hz 
Total harmonic -75.6dB 
distortion (THD) (lO0mVp-p, lOKHz 
sinewave) 
Power dissipation 300µW 
(Note: Voo=+0.5V, Vss = -0.SV, RL= 5KQ, and CL= lOpF) 
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The simulation results indicated that the design of 1 V bulk-driven Op Amp has 
achieved the input common-mode range and r.:i.il-to-rail output swing with satisfactory 
results. 
In the next chapter, using 1 V bulk-driven Op Amp as a building block to design and 
implement a programmable gain instrumentation amplifier will be discussed in detail. 
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CHAPTER3 
DESIGN OF lV BULK-DRIVEN PROGRAMMABLE GAIN 
INSTRUMENTION AMPLIFIER 
Instrumentation amplifiers (INA) are used in applications at which a small differential 
signal must be precisely amplified from a large common-mode signal and provide a single 
ended output. Hence, the instrumentation amplifier needs to have high input impedance, high 
common-mode rejection ratio, and low offset voltage drift. Furthermore, some other 
important specifications such as gain, bandwidth, and power dissipation, etc. are also the 
features that people look for when an instrumentation amplifier is used. First, a popular 
I 
structure of an instrumentation amplifier is analyzed in this chapter. 
3.1 Analysis of a Popular Structure of an Instrumentation Amplifier (INA) 
As shown in Figure 3-1, the circuit consists of two stages: The first stage is formed by 
Op Amp Al and A2 and their associated resistors, and the second stage is formed by Op 
Amp A3 together with its four associated resistors. 
Analysis of the circuit, assuming all Op Amps are ideal, as illustrated in Figure 3-1. 
The key point is that the virtual short circuits at the inputs of the Op Amp Al and A2 cause 
the input voltages v1 and v2 to appear at the two terminals of the resistor Rl. Thus the 
differential input voltage (v1-v2) appears across Rl and causes a current i = (v1 -v2 ) to flow 
Rl 
through Rl and the two resistors labeled R2. This current in turn produces a voltage 
difference between the output terminals of Al and A2 given by 
R2 
RI i = (v1 -v2 )/ RI 
R2 
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Figure 3-1. Schematic of a fixed-gain instrumentation amplifier (FGINA) [16] 
(3-1) 
The difference amplifier, formed by A3 and resistors labeled R3 and R4, senses the 
voltage difference (v01 - v02) and provides a proportional output voltage v0 , where, 
(3-2) 
Combine equation (3-1) and (3-2) results in 
(3-3) 
Thus the instrumentation amplifier has. a differential voltage gain 
(3-4) 
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This indicates that, ideally, if an input common-mode signal V CM is applied to both 
input terminals of the INA, VcM will be conveyed through the first stage resulting in v01 = v02 
= VcM- Therefore, if the second-stage difference amplifier A3 is properly balanced, a zero 
output voltage in response to VcM can be expected, which indicating that the INA has the 
nature of rejecting the common-mode gain. 
3.2 Block Diagram of the 1 V Bulk-Driven Programmable-Gain Instrumentation 
Amplifier 
As shown in Figure 3-2, the proposed 1 V Bulk-Driven Programmable-Gain 
Instrumentation Amplifier (BDPGINA) has the similar structure with the FGINA. The only 
additional function blocks are the programmable resistor network (PRN), low voltage 
switching (LVS) and bias circuits. The Am.pl and Am.p2 in the first stage of the BDPGINA 
are identical to the 1 V bulk-driven Op Am.pas discussed in the Chapter 2. The third 
amplifier (the difference amplifier) in the second stage of the BDPGINA, Am.p3, is a new 
structure with trans-impedance function. It also has a new designed output stage, which will 
be discussed in detail in the next. In order to l~t the programmable gain function efficiently 
and realize conveniently, the value of resistors R3 and R4 at Am.p3 are chosen to be equal to 
I 
25 KQ. Therefore the gain of BDPGINA is depend on the programmable resistor network at 
the first stage. Details will be discussed in the later section. 
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Figure 3-2. Block diagram of the 1 V BPGINA 
3.3 The New Output Stage of the Third Amplifier 
In the previous chapter, the 1 V bulk-driven Op Amp has been introduced and 
analyzed. Since one of the goals of the instrumentation amplifier is capable of driving 1 KQ 
resistor in parallel with 20 pF capacitor load, this will need the third Op Amp in INA to have 
high current driving capability, large output swing, and low output impedance. However, the 
output stage of the Op Amp described in previous chapter lacks of the ability to provide 
either the lower output impedance or a higher current driving capability. Therefore, a new 
output stage [15], which can match the requirements mentioned above, is employed. The 
output stage of the third Op Amp is shown in Figure 3-3. The output stage is made of 
transistors Ml - M7. The gate of Ml and M4 are connected to the input node of this output 
stage directly. M2, M3 and M5, M6 consist of,two current mirrors, respectively. M7 serves 
as a current source, which has the same bias point as that in 1 V bulk-driven Op Amp. The 
circuit behavior is described as follows. 
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Vin 
Figure 3-3. The output stage of the third amplifier in BDPGINA 
With the voltage of the input signal going from O towards Vnn, transistor Ml and M4 
will turn on from triode to saturation. The drain current of Ml, Im, will also increase until 
equals to the bias current Ib1, which is generated by M7. At the same time, the current flows 
into the diode connected M2 will decrease to zero. This will cause the NMOS current mirror 
M2 and M3 turn off, and the node D will be pushed to Vnn- Thus the PMOS current mirror 
M5 and M6 will be turned off and the output current is provided by M4 only. Similarly, 
when the voltage of the input signal going from O towards V ss, transistor Ml and M4 will 
turn off and the current flows into the diode connected M2 equals to Ibl· Hence the NMOS 
I 
current mirror of M2 and M3 will tum on to pull the node D towards V ss- This makes the 
PMOS current mirror of M5 and M6 turned on, causing the output current solely provided by 
i 
M5. For low input levels, the output transistor:M4 and M5 are both in saturation region and 
I 
i 
the circuit performs a Class-AB operation. I 
Since M7 and M6 are current source providing bias current Ib1 and Ib2, respectively, 
M2 and M3 consist of a NMOS current mirror, current Im is given by 
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(3-5) 
In stand-by condition, current ID4 is equal to IDs, and both are given by 
(3-6) 
By using (3-1) and (3-2), with carefully sizing the aspect ratios of each transistor, the 
bias currents in the output stage can be set accurately [15]. 
Assume a sinusoidal input signal with amplitude V p is applied at Vin node in Figure 
3-3, and assume the output stage performs an ideal Class-B operation. The circuit will have 
different transconductance gains, a and b, for the two half waves, which is given by 
(3-7a) 
(3-7b) 
where G is the small-signal gain of the mirror amplifier Ml - M3 and is given by 
G - (WI L)3 r r 
- gml (W / L)z ( ds3 II ds6) (3-7c)[15] 
Therefore, current iD4 and iDS can be expressed as 
. {av in , f orO < t < T I 2 
lv4 = 
O,forT l2<t<T 
(3-7d) 
. {O, forO < t < TI 2 
lvs = 
-bvin'forT 12< t<T 
(3-7e) 
By expanding iD4 and iDs in Fourier series and considering the first two terms only, we have 
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I 1 2 . 
z-(a + b )Vp sin(mt) + -(b - a )Vp cos(2wt). 
2 3n 
(3-8)[15] 
I 
Thus an output stage with high current driving capability can be achieved. 
3.4 Complete Circuit of the Third Op Amp 
Figure 3-4 shows the complete schematic of the third Op Amp. The cascade gain 
I 
stage is identical to that in the first and second Op Amp. For the input stage, the input 
differential pair is replaced by two current input nodes, i+ and i- connected to the source of 
M6 and M7, respectively. Therefore M6 and M7 act as common-gate amplifier. This 
structure is desirable for current mode input rather then voltage mode input for its relatively 
small input impedance at the source of M6 and M7. Typically, the input impedance at the 
source of M7 is on the same order of magnitude of 1/gm7 at low frequency, normally in the 
order of 103 ohm or less. The impedance at output node M7 is in the order of 106 ohm or 
more, because of the nature of the cascade mirror structure. In this case, the output 
impedance of node E at low frequency, rE, will have rE = (g mB r dslJ r ds4) II (g m7 ras1 ras9) . 
i 
Therefore, a small input current change will result in a big voltage change at node E due to 
the large output impedance at node E. For simplicity, VE = t:..i • rE = (i+ - i-) x 
amplifier is formed. The parameters of the third amplifier are summarized in Table 3-1. 
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Figure 3-4. The schematic of the third Amplifier 
Table 3-1. Parameters of the transistors in third Op Amp (µm) 
Ml,M2 1548/1.8 
M3 288/1.8 
M4,M5 138/7.2 
M6,M7 840/2.4 
M8,M9 319.2/1.8 
MlO 2610/1.8 
Mll 18663/1.8 
M12,Ml3 960/1.8 
M14 168/7.2 
M15 960/1.8 
M16 1.8/3.6 
M17 330/1.8 
M18,M19 540/1.8 
M20 900/1.8 
M21 600/1.8 
Rz 5K 
Cc 5pF 
Ibl, Ib2 lOµA 
42 
3.5 Programmable Resistor Network (PRN) 
As discussed in the previous section and from the equation (3-4), as well as referring 
I 
' 
to the conventional INA in Figure 3-1, the res.1stors R3 and R4 are set to be equal so that the 
gain of the BDPGINA is determined by Rl and R2 only. Therefore equation (3-4) can be 
written as 
( 2R2J Aa ,BDPGINA = 1 + Rl · (3-9) 
Since Rl represents the input resistor of the first stage of BDPGINA and R2 
represents the feedback resistor of each Amps lin the first stage of BDPGINA, therefore, if a 
different combination of R2 / R1 is chosen, then a different set of close-loop gain of the 
BDPGINA can be achieved. In other words, by programming the resistance of Rl and R2, 
the instrumentation amplifier with programmable gain can be realized [17]. 
I 
One topology of realizing the PRN is shown in Figure 3-5. Each switch position 
corresponds to one particular fixed gain. The switches are controlled externally so that a 
digitally programmable INA with a variety of combinations of gains can be realized. With 
I 
this type of the configuration, the gain can be any value of combinations, which can also be 
I 
expressed as 
(3-10) 
where, Rr represents the effective input resistance under one particular switch position, and 
Rn represents the effective feedback resistance under such particular switch position. In this 
design, a total of five gains have been chosen for demonstration, which are 1, 5, 10, 20, and 
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Figure 3-5. The diagram of realizing Programmable Resistor Network 
30. To determine each resistor's value under a!specific set of gain step is straightforward: 
From (3-10), 
with gain= 1; 
... @ 
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with gain= 5; 1+ 2Rll =5 Rll =2RI 
RI 
ta=R, . } 
RI = 2R4 + 2R3 + 2R2 + R0 
Ro ... Q) R4 =4(R4 +R3 +R2 +-) 
I 2 
I 
with gain = 10; 1+ 2Rll =10 9 Rll =-RI 
RI 2 
t• =R2 +R, . } 
RI =2R4 +2R3 +R0 
I R 
R2 +R1 =9(R4 +R3 +-o) ... @ 
; 2 
2R 19 with gain = 20; 1+-1-1 =20 Rll =-RI 
RI 2 
t• =R3 +R2 +R,} 
RI =2R4 +R0 
Ro ... @ R3 +R2 +R1 =19(R4 +-) 2 
with gain = 30; 1+ 2Rll =30 29 Rll =-RI 
RI 2 
t• =R, +R, + R, +R,} 
RI =Ro 
Combine Q), @,@,and®. We have, 
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(3-11) 
If we choose Ro = 1 KQ, then all resistor values can be decided, that is, 
R4 =250Q 
R3 =750Q 
R2 =1.5KQ 
Rl =12KQ 
R0 =lKQ 
(3-12) 
3.6 Low Voltage Sw~tching Scheme (L VS) 
One of the challenges of realizing the programmable gain is the low voltage switch. 
Since the supply voltage of 1 volt is used, the vaditional transmission gate switch or simple 
' 
N(P)MOS switch can not operate properly. Even if these types of switch can be barely turned 
on, their large "on" resistance may affect the frequency response as well as gain error. In this 
I 
design, a new type of switching scheme that suitable in low voltage condition is proposed. 
I 
The theory of operation of the L VS is 9ase on that of the bulk-driven differential pair, 
which has discussed in Chapter 2. For Ampl ind Amp2 in the first stage of the BDPGINA, 
! 
I 
their input bulk-driven differential pairs are replaced with the structure shown in Figure 3-6. 
! 
l 
Comparing the structure as shown in Figure 3-:6 to the bulk-driven differential pair shown in 
Figure 2-5, Ml and M3 remain no change, the:input terminal Vin+ connects to the bulk 
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I 
terminal of Ml and gate of Ml connects to V ss to ensure Ml turns on all the time. M2 in 
Figure 2-5 replaces its name as M2-l, with four identical PMOS device connected in parallel, 
namely, M2-2 to M2-5. Dl through D5 are digital control terminals that connected to the 
I 
gate of M2-l through M2-5, respectively, in which the gain steps of 5, 10, 20, 30, and 1 are 
i 
controlled correspondingly. Terminal Vin-1 thfough Vin-5 link the bulk terminal of M2-l 
' 
i 
through M2-5, respectively, to the corresponding positions of the PRN, in which the effective 
combinations of Rn and R1 can be made and th,us the corresponding gain step is formed. 
VDD - -~3, • Vb -• 
V in+ rlt.- ~" ~J rlj f-+--- ! f-+--- -+-I -. I 
! 
i 
I 
I 
vin-1 
1: 
i 
vin-2 I 
vin-3 
I 
; 
vin-4 
I 
! 
vin-5 
i 
I 
- .,__ 
Vss 
1: 
Figure 3-6. A proposed Low Voltage Switching Scheme 
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Conn ectto 
tage gains 
-. 
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47 
For instance, if the gain = 5 is needed, then D 1 is set to -0.SV to tum M2-1 on while 
! 
D2 through D5 are set to +0.5V to remain M2-2 through M2-5 off. Therefore, Ml and M2-1 
form a bulk-driven differential input pair, witn the two input terminals Vin+ and Vin-1, this 
makes the Op Amp operate properly. With terininal Vin-1 links the bulk of M2-1 to the 
I 
I 
corresponding position (R4) in PRN, the Rn Jd R1 can be determined, and hence the gain= 5 
is chosen. This example shows that the gain st~ps can be easily set by digitally controlling 
' I
,I 
the combinations of the resistance network. Iniother word, it is achieved by switching 
I 
\ 
different bulk-driven transistor to make a diffe;rential input pair. 
j 
The disadvantage of this scheme is thai when a different gain setting is used, the 
:I 
1: 
offset voltage due to transistor mismatch will -i:,ecome different. 
I 
3.7 The Complete Schematic of the BDPGINA 
Table 3-2 illustrates the gain steps and jthe corresponding digital settings. The 
complete schematic of the BDPGINA is shown in Figure 3-7. The details of the bias circuit 
,, 
with the actual size of each transistor are shovJn in Figure 3-8. 
D1 
D2 
D3 
D4 
D5 
I 
I 
i 
I 
Table 3-2. Digital Settings for the Gain steps 
I 
Gain=l Gain=5 I Gain=lO Gain=20 ! 
1 0 11 1 1 
1 1 '1 !: 0 1 
1 1 : 1 0 
1 1 I 1 1 : 
0 1 I 1 1 
I 
(Note: "1" = applying +0.SV, and "0" = applying -0.SV) 
!: 
Gain=30 
1 
1 
1 
0 
1 
= 
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Figure 3-7, Complete schematic of the I V Bk-driven Programmable Gain Instrumentation 
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3.8 Simulation Results of the BDPGINA 
The conditions for simulating the BDPP,INA are identical to that of simulating 1 V 
I 
bulk-driven Op Amp. V00 and Vss of+ 0.5V and-0.5V, respectively, were chosen and the 
I 
I 
BSIM3 models were used for all the simulatioµs. A 5m V p-p, lKHz sinusoidal signal is used 
! 
I 
as the input source and a lKQ resistor in paralkl with a 20pF capacitor is loaded at the 
output of the BDPGINA. Figure 3-9 illustrate~ ICMR of the five different gain steps. Table 
3-3 summarizes the simulation results for ICMR at five gain steps. 
' 
Figure 3-9. ICMR 9f the five gain steps 
I 
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Table 3-3. Summary of ICMR for BDPGINA at 5 different gain steps 
VcMrange Voutrange 
Gain=l -491mV 1 467mV -245mV ~ 233.3mV 
Gain=5 -278m V 268m V -347mV ~ 328.4mV 
Gain=lO -307mV +- 291mV -334.lmV ~ 317.2mV 
Gain=20 -314mV ,f-- 302mV -330mV ~ 311.SmV 
Gain=30 -319mV 304mV -331.2mV ~ 308.2mV 
I 
Figure 3-10 shows the DC sweep of thy BDPGINA at five different gain steps. The 
results also indicated a rail-to-rail characteristib of the modified output stage. The output 
I 
swings for five different gain steps are almost jdentical, which is -483mV ~ 476.6mV. This 
! 
result verified that the modified output stage or the Amp3 in the BDPGINA has a better 
I 
driving capability and rail-to-rail performancejthan that of the Ampl and Amp2. The slop of 
each curve in Figure 3-10 indicating the respebtive gain step. Table 3-4 summarizes the 
\ 
corresponding input ranges for the five differeht gain steps. 
,I 
\ 
i 
I 
'S ; 
g, -500 -400 -300 -200 
Vin(m'{) 
300 
Figure 3-10. DC responses for five gain steps. 
400 590 
51 
Table 3-4. Summary of the input range for 5 different gain steps 
I 
Gain steps I Input Range 
Gain=l -487mV ~ 482.7mV 
Gain=5 -96.6mV ~ 98.8mV 
Gain=lO I -48.5mV ~ 49.8mV 
Gain=20 I -24.2mV ~ 20.2mV I I 
Gain=30 -16.2mV ~ 18.2mV 
I 
Figure 3-11 shows the CMRR at five 4fferent gain steps. The plots indicate that the 
CMRR for gain of 1, 5, 10, 20, and 30 has the value of 54dB, 68dB, 74dB, 80dB, and 
83.SdB, respectively. The common-mode gain at each gain step has no significant difference, 
I 
therefore higher gain step results in a higher CMRR. 
The results of the AC responses from Figure 3-12 are summarized in Table 3-5. The 
I 
low gain errors for all 5 gain steps reveals thatlthe proposed structure is suitable for precision 
low voltage applications. The transient waveforms for the five gain steps are presented in 
Figure 3-13(a), (b). The noise and distortion sibulations are summarized in Table 3-6. 
I 
I 
I 
I 
The layout floor plan of the BDPGINA is shown in Figure 3-14. Device matching 
I 
issue is also considered in the layout floor plari. Particularly, Ampl and Amp2 are 
I 
symmetrically placed as they are identical. Dummy resistors are generally placed outside 
programmable resistor network (PRN) to imprpve the resistor matching. The actual layout of 
the BDPGINA with the pad frame is present iJ Figure 3-15. 
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Table 3-5. Summary of AC response for 5 gain steps 
i 
Gain 1 '5 10 20 30 
Ideal Output Voltage (m V) 5.00 25.00 50.00 100.00 150.00 
Output Voltage (m V) 4.99 14.98 50.02 100.30 150.70 
Actual Gain 0.998 4!.996 10.004 20.06 30.14 
Gain Error(%) 0.2 d>.08 0.04 0.3 0.47 
Gain Bandwidth(MHz) 1.58 0.76 0.79 0.81 0.81 
(Note: Vin = 5m V, lKHz Sinusoidal signal) 
Table 3-6. Summary of noise and distortion simulations for 5 gain steps 
I 
Equivalent Input Noise I Total Harmonic 
(nVl.fih.) Distortion (THD) 
Gain= 1 149 -59.ldB 
Gain =5 103.3 -52.7dB 
Gain =10 101.4 -52.7dB 
Gain =20 100.9 -52.4dB 
Gain =30 100.7 -51.6dB 
!' 
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Figure 3-15. Layout of the 1 V Bulk-Driven Programmable Gain Instrumentation Amplifier 
The total die area for BDPGINA is l,604.4µmxl,068µm. The simulated total power 
dissipation is 605.5µW. The output amplifier of the BDPGINA, Op Amp3, was working 
properly with a -3dB bandwidth of about 1.5 MHz. The output swing is quite close to the 
simulation results with similar load. However, the bulk-driven Op Ampl and Op Amp2 of 
the BDPGINA, did not work properly even though the post-layout simulation is performed 
properly. Therefore all the other measurement data are not available to present. The failure of 
the chip is presumably due to the limitation of the transistor models in the simulation tools 
when simulating the bulk-driven case. 
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CHAPTER4 
I 
CONCLUSIONS 
4.1 Summary 
Bulk-driven technique for satisfying the need of the applications for power supply of 
1 volt with standard CMOS technology has been discussed in this thesis. A bulk-driven 
differential pair based on this concept has been presented that provides a satisfactory input 
common-mode range performance. 
A 1 V bulk-driven operational amplifier has been designed. The self-cascade current 
mirror technique can effectively increase the output impedance of the gain stage while 
maintaining all the transistors in saturation region for a supply voltage of 1 V. It provides 
enough DC gain for the Op Amp. A common-source amplifier configuration is selected with 
Class-A operation for the output stage to provide rail-to-rail output signal swing. Simulations 
have verified that the Op Amp achieves a DC open-loop gain of 71.4 dB, an unity-gain 
frequency of 2.75MHz, and a phase margin of 81 °. The ICMR has a range of -48lmV~ 
441mV, and the output swing reaches -406mV~ 385mV. 
A 1 V bulk-driven programmable gain instrumentation amplifier has been proposed 
and the performance has been verified through simulations. A novel low voltage switching 
scheme based on the bulk-driven technique is also proposed and simulated to be effective 
under the 1 V power supply switching condition. Thus, a digital programmable gain 
instrumentation amplifier can be realized. Gain steps of 1, 5, 10, 20, and 30 are chosen for 
this design as an example. Gain errors of 0.2%, 0.08%, 0.04%, 0.3%, and 0.47%, were 
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obtained for gain settings of 1, 5, 10, 20 and 30, respectively, which shows the precision of 
this type of the instrumentation amplifier under 1 V power supply condition. A modified 
output stage with Class-AB operation has been used for the last stage of the instrumentation 
amplifier, which is capable of driving the load of lKQ resister in parallel with 20pF 
capacitor. A output swing of -483mV ~ 476.6mV is achieved. The entire 1 V bulk-driven 
programmable gain instrumentation amplifier consumes only 605.5µW. 
4.2 Future Work 
To make the designed chip fully working is the major job to do in the future. A 
different transistor model for simulation needs to be developed. The mechanism of the bulk-
driven device needs to be further investigated. 
There are still plenty of the rooms for improving the performance of the current 
design. Even though the DC open-loop gain, the gain bandwidth, ICMR, CMRR and power 
dissipation, etc, are competitive with many other type of the low voltage CMOS amplifiers, 
the performance of phase margin, slew rate, settling time, noise, and distortion, etc, are less 
attractive. Future work should be mainly targeted on these improvements. 
A 1 V switched Op Amp can be developed based on the current design in the future. 
The Op Amp will be switched on or off with the external clock signal. With the Op Amp 
turned on, the signal will be passed through and amplified by the Op Amp. With the Op Amp 
turned off, the output of the Op Amp goes to the Vnn- It can be used as a front-end interface 
for switched-Op amp circuits with other circuits. 
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